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Abstract
Recent developments of new methods for simulating electric circuits are described. Emphasis is put on methods
that ﬁt existing datastructures for backward differentiation formulae methods. These methods can be modiﬁed to
apply to hierarchically organized datastructures, which allows for efﬁcient simulation of large designs of circuits in
the electronics industry.
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1. Introduction
Circuit simulation applies to electronic networks, inwhich electronic elements like resistors, capacitors,
inductors, transistors and sources are connected into one big system. Similar networks one also encounters
in other network systems through which a ﬂow can be observed. One can think of a network of rivers
and canals, or a network of a sewerage system, or of a blood circulation system. Even trafﬁc ﬂow can be
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studied by a network system. In fact a circuit simulator is well suited to analyse these other systems as
well, because the properties of electronic elements can very well be used in deﬁning properties of special
sections in the other networks. A circuit simulator is also very often applied to so-called reduced order
models of more reﬁned models arising in other application areas.
In analog circuit simulation a lot of different analyses can be applied such as DC or steady-state
analysis, transient analysis, AC-analysis (linear frequency domain analysis, after linearization around
a DC-solution), noise analysis, harmonic balance (nonlinear frequency domain analysis for harmonic
distortion analysis), pole-zero analysis (which requires a generalized eigenvalue analysis), mixed-signal
analysis (for circuits with analog as well as digital waveforms), and dedicated analyses for problems with
waveforms in the radio frequency (RF) range (1–10GHz): periodic steady-state (PSS) analysis, periodic
AC, periodic noise.
Here we will focus on transient analysis, which is the analysis most heavily used. For this type of
analysis most circuit simulators apply the well-known backward differentiation formulae (BDF) inte-
gration method to the system of differential-algebraic equations (DAE) that arises after applying the
so-called modiﬁed nodal analysis to the network description of the circuit. In the Sections 2 and 3 we
will brieﬂy describe the system of equations. Next, in Section 4, we recall some results that allow for
determining the DAE-index by checking the topology of the network. In Section 5 we will pay atten-
tion to the hierarchical framework and its options to speed up analysis. The form of the DAEs does not
elegantly meet the speciﬁcations of several standard implementations of algorithms for time integration
(even for BDF).Also these methods do not comply with hierarchical datastructures where recursion could
be exploited. Hence, applying these methods generally requires serious modiﬁcation. The drawback is
that the algorithms are not easily changed later on in order to study alternatives. Clearly, there is a big
need to speed up transient simulations while maintaining or increasing the robustness of the methods.
In the Sections 6 and 7 some interesting developments can be recognized that will be addressed brieﬂy,
amongst themmethods that have better stability properties than BDF, while also offering higher accuracy
(Radau, MEBDF, Rosenbrock–Wanner). Section 8 gives requirements for, as well as ﬁrst developments
of, new methods that could be applied to advanced problems involving multi-rate, multi-tone, and/or
mixed-signal and mixed-level aspects.
2. Kirchhoff Laws
The equations that govern the behaviour of an electronic circuit are formulated in terms of physical
quantities along the branches and at the nodes of the network. A simple example is shown in Fig. 1,
involving a current source j1, an inductor l1, two capacitors, c1 and c2, and a resistor r1. The basic laws
deal with the currents ik through the branches between the nodes 0, . . . , 3, and the voltage differences
over the branches:
• Kirchhoff’s Current Law (KCL):∑k∈cutset ik = 0.• Kirchhoff’s Voltage Law (KVL):∑k∈loop vk = 0.
Here a cutset is a set of elementary branches Bc that bridges two disjoint sub-networks BL, BR , such
that BL ∪ Bc ∪ BR is the whole network. The KCL allows to set up (current) equations with voltages as
unknowns, the KVL can be used the other way around. The laws can be formulated very compactly by
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Fig. 1. Simple example circuit.
introducing an incidencematrix, which is completely determined by the topology of the circuit.Assuming
n nodes and b branches, the incidence matrix A ∈ Rn×b is deﬁned by
aij =
{1 if branch j arrives at node i,
−1 if branch j departs from node i,
0 if branch j is not incident at node i.
With this a direction of the branches is deﬁned, but the actual choice is irrelevant. For the above example
we may choose the form
j1 c1 c2 l1 r1
0
1
2
3


−1 0 0 −1 −1
1 1 0 0 0
0 −1 1 1 0
0 0 −1 0 1

 .
Clearly, because all elements are two-nodal,
∑
i aij = 0 and Rank(A)n − 1 (but for a proper circuit
Rank(A)= n− 1).
If we introduce the vector ib of branch currents, and the vector vb of branch voltages, as well as the
vector vn of nodal voltages, the laws can be summarized as
• KCL: Aib = 0.
• KVL: ATvn = vb.
3. Modiﬁed nodal analysis
In nodal analysis one assumes current-deﬁned, voltage-controlled components with branch constitutive
relations of the form ib = j˜ (t, vb) (resistors, current sources) or ib = (d/dt)q˜(t, vb) (capacitors) for the
particular elements involved, which in vector form sum up to a linear combination and for which after
applying the KCL and KVL equivalent properties of A yield
ib = ddt q˜(t, vb)+ j˜(t, vb),
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⇒ Aib = ddt Aq˜(t, vb)+ Aj˜(t, vb),
⇒ 0= d
dt
Aq˜(t, ATvn)+ Aj˜(t, ATvn).
If we assume that Rank(A) = n − 1, after grounding the kth nodal voltage to vk , we can leave out the
kth row of A (which we denote by Aˆ) and we can formulate a system of equations in vˆn = vn − vkek (in
which we also leave out the kth coordinate):
0= d
dt
Aˆq˜(t, AˆTvˆn + vkATek)+ Aˆj˜(t, AˆTvˆn + vkATek),
where ek ∈ Rn is the kth unit vector. With x := vˆn, q(t, x) := Aˆq˜(t, AˆTvˆn + vkATek) and j(t, x) :=
Aˆj˜(t, AˆTvˆn + vkATek) we arrive at
d
dt
q(t, x)+ j(t, x)= 0,
which in general is a DAE, because some clusters of resistive branches may occur, which will be purely
deﬁned by algebraic equations.
In practice, one also considers voltage-deﬁned, current-controlled components with branch equations
of the form
vj = ddt q¯(t, ij )+ j¯ (t, ij ),
which can be used to describe voltage sources and inductors. To cover also these equations we introduce
vb = (vTb1, vTb2)T and ib = (iTb1, iTb2)T, respectively, both of length b = b1 + b2, in which b1 corresponds
to the already considered current-deﬁned, voltage-controlled part and b2 to the voltage-deﬁned, current-
controlled part. We will consider the ib2 as additional unknowns and start from
ib1 =
d
dt
q˜(t, vb1, ib2)+ j˜(t, vb1, ib2),
vb2 =
d
dt
q¯(t, vb1, ib2)+ j¯(t, vb1, ib2).
[For simplicity we have omitted the vb2 as variables at the right-hand sides.] After applying KCL and
KVL
A1ib1 + A2ib2 = 0, (KCL),
AT1vn = vb1, AT2vn = vb2, (KVL)
one has
−A2ib2 =
d
dt
A1q˜(t, AT1vn, ib2)+ A1j˜(t, AT1vn, ib2),
AT2vn =
d
dt
q¯(t, AT1vn, ib2)+ j¯(t, AT1vn, ib2)
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and thus, after grounding,
−Aˆ2ib2 =
d
dt
Aˆ1q˜(t, yˆ, ib2)+ Aˆ1j˜(t, yˆ, ib2),
AˆT2 vˆn + vkAT2 ek =
d
dt
q¯(t, yˆ, ib2)+ j¯(t, yˆ, ib2), where
yˆ= AˆT1 vˆn + vkAT1 ek ,
which, after re-arranging everything to the right-hand side, again has the form (DAE)
d
dt
q(t, x)+ j(t, x)= 0. (1)
Clearly, this can be written in a further standard form
f(t, x, x˙)= 
t
q(t, x)+ 
x
(q(t, x))x˙ + j(t, x)= 0,
which allows for applying several standard time integrators, but at the price of requiring second derivatives
when solving nonlinear systems. Of course, standard methods can also be easily applied to (1) after
introducing q as additional unknown, but in most cases this doubles the number of unknowns. In practice,
one formulates time integrators directly for DAEs of the form (1) [20]. Note that systems of this form
also arise in studying dynamics in multibody systems. In the electronic circuit application one has to
keep in mind that the unknown x contains all the nodal voltages vˆn and (only) the currents of the voltage-
deﬁned, current-controlled elements, thus two different physical quantities, of which the last one, one
may argue, was introduced by some artiﬁcial procedure that facilitated the modeling of the network.
Hence, in practice, in convergence and accuracy criteria, one mostly restricts oneself to the vˆn.
4. Topological analysis
Well-posedness of the circuit equations cannot be established by considering each circuit branch in
isolation. Rather, the topology, i.e., the way in which the branches are interconnected, plays an essential
role. For an in-depth analysis, see [11]. As an example, consider the circuit shown at the left in Fig. 2.
This circuit contains two ideal voltage sources a and b. The potential in the nodes 0 and 1 will be denoted
0
1
a b
0
1
a b
Fig. 2. Left: A loop of voltage sources. Right: A capacitor/voltage source loop.
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as vn,0 and vn,1, respectively. Because of KVL, the voltage difference va over a is equal to vn,1 − vn,0;
similarly, the voltage difference vb over b is equal to vn,1 − vn,0. Obviously, if va = vb then there is no
solution. If va = vb, there are inﬁnitely many solutions, since any amount of current could ﬂow through
the loop. Thus the circuit equations corresponding to this circuit are not well-posed. In general, necessary
conditions for the circuit equations to be well-posed are that no loops of voltage sources occur, nor cutsets
that consist of branches of current sources. A circuit simulator usually detects such topologies and gives
an error message if it encounters them. This is a form of topological analysis, i.e., analysis on the solution
behaviour of the circuit which involves the interconnections between the circuit branches.
A more subtle problem arises in the circuit shown at the right in Fig. 2. Assume that voltage source a
is time-dependent, i.e., va = va(t). The capacitor b has the branch equation ib = Cv′a(t). Observe that
the current depends on the ﬁrst derivative of the source term. This may lead to numerical problems; we
typically have that the local discretization error made for ib is one order lower than the order of the time
integration method [17]. This phenomenon is called order reduction. Another problem arises when va(t)
is not differentiable. va(t)might be a block pulse coming from a digital part of the circuit, or it might be a
white noise source. In these cases, the solution only exists in a generalized sense. To classify these cases
the concept of DAE-index has been introduced. A DAE with DAE-index 0 is just an ordinary differential
equation. When the DAE-index equals m with m1, derivatives up to order m − 1 of the input sources
are needed to uniquely deﬁne the solution of the system of DAE. For the current example, the resulting
system of DAEs has DAE-index 2 (for deﬁnitions and generalizations we refer to [6,11,17,25]).
It is clear that one wants to avoid circuits that deﬁne DAEs with DAE-index greater than 1. Here
topological analysis can be of help. Indeed, apart from detecting pathological conﬁgurations, topological
analysis can be helpful in the simulation of correct circuits. A typical result, derived and discussed in
[11,20,32], is as follows.
Theorem 1. Assume
• The circuit graph and the element characterizations are time independent.
• There are no cutsets of current sources.
• There are no loops of voltage sources.
• All L-I cutsets do not contain current-controlled sources.
• All V-C loops do not contain voltage-controlled sources.
• All components are passive.
Then the system (1) has DAE-index m1.
5. Hierarchical simulation
In practice, electronic circuits (circuit ‘model’) are deﬁned in a hierarchical way using sub-circuits
(sub-model). This allows for re-use of very large, carefully designed sub-circuits from a model-library
(for instance describing interconnect). But also the compact models for transistors easily ﬁt in a hierar-
chical description. Thinking in sub-circuits allows to deﬁne, design and test local functionality and to use
the result as a parameterized building block that is connected to a parent circuit by its terminal nodes (ter-
minals). To capture full functionality the sub-circuit may have internal nodes. Of course, each sub-circuit
may give rise to more sub-sub-circuits, etc.An example of a parent-circuit with two sub-circuits is shown
in Fig. 3. Several circuit simulators generate a ﬂat description to apply the analysis to. While integrating,
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Fig. 3. Example of a parent circuit with two, parallel, sub-circuits.
special algebraic techniques are needed to solve the large intermediate linear systems efﬁciently. However,
it is clear from the ﬁgure above, that the original description already offers inherent parallelism and that at
each level the local systems may be quite moderate. There even may be repetition of sub-circuits (which
occurs frequently in memory circuits). This is fully exploited by hierarchical simulators like HSIM [22]
and Pstar [29].
To describe the hierarchical problem in more detail we split the unknowns x(j) in sub-circuit j in
terminal (y(j)) and internal (z(j)) unknowns:
x(j) =
(
y(j)
0
)
+
(
0
z(j)
)
.
It is assumed that the equations for the internal unknowns, (d/dt)f (j)1 (t, y(j), z(j))+ f (j)2 (t, y(j), z(j))=0,
say, uniquely determine z(j) for given y(j) (which is just elimination of the internal unknowns from the
system). A simple example in which this assumption is violated is given by a sub-circuit consisting of
one voltage source E, of which the internal unknown iE (current through E) is not determined by the
terminal voltages only. In this case the introduction of a terminal current as additional unknown at the
parent circuit level and lifting the equation for iE to the parent level solves the modeling problem (after
which the iE is determined in an implicit way by the whole system). This can be generalized to sequences
of currents of voltage-deﬁned elements.
For communication purposes between a parent and a sub-circuit we introduce an additional incidence
matrix
Bj(i, k)=
{
1 if unknown ksub ≡ iparent,
0 else.
Then: xparent = Bjy(j) and y(j) = BTj xparent express the sub-circuit terminals y(j) in terms of xparent and
the other way around. Now, assuming N parallel sub-circuits, the following system of results:
d
dt
N∑
j=1
Bjq(j)(t,w(j))+
N∑
j=1
Bj j(j)(t,w(j))+ ddt q
parent(t, x)+ jparent(t, x)= 0,
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∀j : d
dt
f (j)1 (t, B
T
j x, z
(j))+ f (j)2 (t, BTj x, z(j))= 0,
where w(j)=BTj x+ z(j). In this way, elimination of the internal unknowns at the sub-circuit levels gives
way to a remaining system at the parent level that has as size the number of unknowns at this level. The
resulting approach is a ‘Frontal Solver’-like one. Note, that the internal unknowns at the sub-circuit level,
z(j), in general have to be found by solving a nonlinear system of equations.
Another option is to write the whole system as a ﬂat circuit problem in which all unknowns at all
levels occur. All analyses give rise to nonlinear systems in which expressions and matrices are linear
combinations of parts with the time-derivatives and the remaining parts. Hence in the remainder of this
section we will conﬁne ourself to consider just a nonlinear system of equations. The ﬂat system to start
from may be written as follows:
Algorithm 1 General nonlinear solver
Let x(0) and z(j) be given
for all l = 0, . . . , L− 1 do
Let [z(j)](0) = z(j)
for all k = 0, . . . , K − 1 do
Solve Zj[z(j)](k) =−fj (BTj x(l), [z(j)](k))
Deﬁne [z(j)](k+1) = [z(j)](k) + [z(j)](k)
end for
Let [z(j)] = [z(j)](K) and [x(l)](0) = x(l)
for all s = 0, . . . , S − 1 do
Solve (A+∑Nj=1[Zj ]−1Bj )x(s) =−f0([x(l)](s), z(1), . . . , z(N))
Deﬁne [x(l)](s+1) = [x(l)](s) + x(s)
end for
Let x(l+1) = [x(l)](S)
end for
f0(x, z(1), z(2), . . . , z(N))= 0,
fj (BTj x, z
(j))= 0, j = 1, . . . , N ,
which can be solved in severalways. LetA=f0/x,Cj=f0/z(j),Zj=fj /z(j), andBj=fj /y(j)BTj .
Here A and Zj are square matrices. Standard Newton–Raphson uses as Jacobian matrix
Y=


A C1 C2 . . . CN
B1 Z1
B2 Z2
...
. . .
BN ZN

 ,
which has an arrow-like shape. Both algorithms can be covered by the generalAlgorithm1.The sub-circuit
approach is similar to a hierarchical domain decomposition with ‘overlap’ (because of the terminals).
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Note that in the above algorithm the k-loop can be done in parallel. If K = S = 1 the algorithm is just
Newton–Raphson for a ﬂat problem. IfK=∞ and S=∞ (iteration until convergence) this is the approach
mentioned before: nonlinear elimination of the internal unknowns z(j). A variant that ensures quadratic
convergence of the overall procedure can be found in [18]. In [4] an efﬁcient linear solver is described
that directly applies to a ﬂat matrix Y after revealing its inherent arrow-like structure.
In Pstar [29] each parent or sub-circuit is typically treated by looping over all its components, being
simple elements (like capacitors, resistors, etc.), or sub-circuits (implying recursion), or devices (the
compact transistor models), or items like parameters (evaluate expression).
Algorithm 2 Pstar’s ordered items loop [29]
for all j = 0, . . . , J − 1 (ordered items loop in a parent circuit) do
if Item(j)= sub-circuit then
Recursion
else if Item(j)= device then
1 Step ‘Recursion’
else if Item(j)= element then
Do actions for element
else if Item(j)= parameter then
Do actions for parameter
else
Default actions
end if
end for
A typical action for an element or for a device is to determine its contribution to the right-hand side of
the Newton–Raphson correction equation and its contribution to the partial Jacobians C = (/x)q(t, x)
and G = (/x)j(t, x). For basic, linear, 2-node elements between two nodes a and b the contributions
C and G to C and G, respectively, can be compactly written as
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Algorithm 3 The main Pstar recursions for time integration [29]
for all i = 0, . . . , I − 1 (Time step iteration) do
for all k = 0, . . . , K − 1 (Newton iteration) do
Recursion I (Bottom-Up):Assembly of the matrix and the right-
hand side [A xn+1 = b ≡ −F(xn)] and the partial decomposition
[A= UL, Lxn+1 = c ≡ U−1b].
Add the resulting Schur complement for the terminal unknowns to the
corresponding rows and columns of the matrix at the parent circuit.
Add the part of c for the terminals to the corresponding coordinates
of the right-hand side at the parent circuit level.
Recursion II (Top-Down): Obtain the terminal values from the parent
circuit. Solve the remaining lower-triangular system for the new
solution [xn+1 = L−1c, xn+1 = xn + xn+1. The terminal value at
the top level is just the ground value.
end for
Recursion III (Bottom-Up): Determine the discretization-error estimation.
end for
Here R,C, L, J, E stand for resistor, capacitor, inductor, current source and voltage source, respectively.
Furthermore q stands for the charge stored at a capacitor, and  stands for the ﬂux through an inductor.
In the 3rd and 4th column, e = ea − eb and e˜ = ec in which ea , eb, and ec are the unit vectors for van, vbn
and iElement, respectively.
Depending on actions being done before or after the recursions and passing data to or lifting data
from a sub-circuit, or device, one can speak of Top-Down and of Bottom-Up recursions. Both types of
recursions are found in Pstar [29].
For instance, a typical time integration loop is shown inAlgorithm 3. The partial Gaussian Elimination
procedure easily accommodates a hierarchical procedure. At a sub-circuit level we decompose the local
matrix A in a UL-decomposition (which is due to ordering the terminal unknowns ﬁrst)
A=
(
A, A,
A, A,
)
= UL,
U =
(
I U
∅ U
)
and U−1 =
(
I U˜k
0 U−1
)
,
L=
(
A ∅
L L
)
.
Clearly:A,=UL,L=U−1 A,, U˜k=−A,A−1,,U=−U˜kU.Also Diag(U)=I (which, usually,
is not stored). After decomposition the matrix looks like
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The Schur complement, A, is added to the parent level as BjABTj .
6. DC analysis
A basic analysis is to determine the steady-state, or DC, solution xDC, which solves j(xDC)= 0. In fact
many other analyses use as ﬁrst step an implicit DC analysis. For instance, time integration is usually
started by disturbing theDC-solution by time-dependent current or voltage sources. In this case no explicit
initial solution is given.
In general the steady-state problem is a nonlinear problem that is much harder to solve than an inter-
mediate nonlinear problem in a time integration procedure. Hence, in this case, the Newton-procedure
is combined with continuation methods (gmin-stepping) and damping strategies. Even pseudo-transient
procedures may be applied. Another problem that has to be dealt with is the occurrence of ﬂoating areas
(areas that become decoupled when connecting capacitors are skipped).
An analysis one particularly is interested in is fault analysis in which one studies the effect when a resis-
tor is disturbed, or when it is replaced by an ‘open’(g=0) or by a short (R=0). Note that the sparse matrix
contribution of a linear resistor R(a, b) (with i = g ∗ v) to the Jacobian matrix G also allows for efﬁcient
fault simulation by applying a so-called one-step relaxation [30]. The Sherman–Morrison–Woodbury
formula [21] for expressing the inverse of a perturbed matrix in terms of the inverse of the unperturbed
one, allows to re-use the last UL-decomposition of the Jacobian of the DC-analysis. For instance, for an
open fault one introduces a defect of −geeT to the Jacobian and one may use the following expression
for the inverse of the Jacobian:
J−1 =

I − G−1eeT−1
g
+ eTG−1e

G−1.
Note that fault analysis is a particular application of a more general sensitivity analysis. Here also the
decomposition of the Jacobian is re-used, but in the case of the above matrix update a more accurate
Jacobian is used than in the general procedure for sensitivity analysis.
7. Time integration
In circuit design, transient analysis is most heavily used. Consequently, there is a constant interest in
methods that offer better performance with respect to robustness as well as to reduction of CPU-time.
452 J.G. Fijnvandraat et al. / Journal of Computational and Applied Mathematics 185 (2006) 441–459
Because the underlying circuit equations are DAE, an issue for robustness is how well the time integrator
behaves when problems of higher index have to be treated: does reduction of the order of integration
happen, and does one obtain consistent solutions (i.e., does the solution stay on the manifold deﬁned by
the algebraic conditions). Other points of interest are stability conditions [16], and the damping behaviour
along the imaginary axis. In fact one prefers no damping along a large part of the imaginary axis, but one
insists on damping at inﬁnity.
Common methods for time integration of the differential-algebraic circuit equations are the BDF
methods (see [20] to apply Runge–Kutta methods). BDF Methods do not suffer from reduction of the
order of integration when applied to DAEs of higher index, and generate consistent solutions [31].
These and other properties, as e.g., variable stepsize control, made these methods very popular for cir-
cuit simulation, however at the cost of being conditionally stable when the order of integration exceeds
2. Improvements were looked for in combining BDF with the Trapezoidal Rule [19] (less damping),
or in new methods, e.g., Implicit Runge–Kutta methods (IRK) like Radau-methods [10] (3rd order L-
stable IRK with options for parallelism), or CHORAL [15] (embedded Rosenbrock–Wanner method
of order “(2)3”, stifﬂy accurate and L-stable). A second order L-stable integration method with a so-
called high pass ﬁlter along the imaginary axis that easily ﬁts an environment developed for BDF-
methods is described in [20]. A recent study on Modiﬁed Extended BDF methods [7] was also motifated
by this.
Other approaches, that start from a boundary-value problem point of view, are Generalized BDF-
methods (GBDF) [5], but these can be applied to initial-value problems as well. Parallelism for this last
case is considered in [23].
7.1. BDF, Trapezoidal Rule
Consider a linear s-step method to approximate q(ti, xi) at ti = t0 + it by
q(ti+s, xi+s) ≈
s−1∑
j=0
jq(ti+j , xi+j )+ t
s∑
j=0
j
d
dt
q(ti+j , xi+j ),
with s1, 0, 1, . . . , s−1 ∈ R and 0, 1, . . . , s ∈ R. Furthermore, 20+20> 0. To satisfy the algebraic
constraints at ti+s we will restrict ourselves to s = 0. Assuming s =−1
d
dt
q(ti+s, xi+s) ≈ −1
st
s∑
j=0
jq(ti+j , xi+j )− 1
s
s−1∑
j=0
j
d
dt
q(ti+j , xi+j )
= 1
st
q(ti+s, xi+s)+ −1
st
s−1∑
j=0
jq(ti+j , xi+j )
+ 1
s
s−1∑
j=0
j j(ti+j , xi+j ).
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Hence, at ti+s , (1) is approximated by an equation of the form
1
st
q(ti+s, xi+s)+ j(ti+s, xi+s)+ bi+s = 0.
The DAE-nature implies that to be successful, the methods have to be implicit. The BDF integration
methods and the Trapezoidal Rule immediately ﬁt into the above formulation. The methods are robust
and allow an elegant Local Truncation Error estimation based on the observation that
LTE(t) ≈ LTE(ti+s)
=Ck+1tk+1 d
k+1
dtk+1
q(ti+s)
≈C′k+1(q(ti+s)− q(0))
≈C′k+1
q
x
(x(ti+s)− x(0)),
(for some constantC′k+1), where theNewton initialization x(0) is predicted by extrapolation of appropriate
order
x(0) = Extrap(xi+s−1, . . . , xi−1),
whichmay be saved or is easily re-evaluated, and x(ti+s) is approximated by the solution of the converged
Newton process at time level ti+s . [Note that x ∈ Ker(q/x) may be omitted.] An alternative is to re-
use the Jacobian of the Newton–Raphson process to scale the LTE back to x(ti+s) − x(0) [27]. In both
cases an upperbound with ‖x(ti+s) − x(0)‖22 arises as controlling quantity. Note that this includes both
differences of nodal voltages and the added branch currents. In practice, one restricts oneself to estimate
the LTE(t) for the nodal voltage unknowns only. Automatic control techniques [28] are of interest for
obtaining results with reduced noise when varying parameters.
We conclude this section with some remarks concerning the consistency of the solution x. Let P be
a time-independent projector of maximum rank that does not depend on the solution with the property
Pq(t, x) = 0 [20]. This immediately implies Pj(t, x) = 0. With this operator it is easily shown that the
BDF methods (for which bj = 0, j = 0, . . . , s − 1), generate consistent solutions (i.e., they satisfy the
algebraic constraints Pj(ti+s, x) = 0 at time level ti+s), even in the presence of inconsistent solutions
at previous time levels. This property is also exploited in the Trap-BDF2 method [19]. For BDF, even
the order of integration is independent of the DAE-index [6,31]. The well-known drawbacks are that the
unconditionally stable methods are restricted to have at most integration order 2 and that these methods
show too much damping along the imaginary axis.
The Trapezoidal Rule has no damping on iR, has integration order 2, but does generate a consistent
solution at ti+s only when Pj(ti+s−1, x)=0, which assumes a consistent initialization. The method shows
reduction of convergence order with increasing DAE-index.
With the operator P, a P-Stabilized Trapezoidal Rule can be formulated, that guarantees consistency:
q(xn+1)− q(xn)
t
+ 1
2
[j(xn+1)+ (I− P)j(xn)] = 0. (2)
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Fig. 4. Waveforms of a circuit with DAE-index 2 obtained by the Trapezoidal Rule without and with P-stabilization.
The effect is easily demonstrated for a circuit with a DAE-index 2 unknown. Results are shown in Fig. 4.
This approach easily generalizes to other linear multistep methods.
We ﬁnally note that after multiplying (2) with (I− P), the P-Stabilized Trapezoidal Rule shows a 2nd
order time integration order for the equations in the Range of q.
7.2. Radau
In [10], IRK methods ere studied, in which each of the internal approximations could be computed
concurrently on more processors. It is nice that the sequential costs of these methods are of the same
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order as those of codes based on BDF, whereas the methods beneﬁt from the advantages of IRKs over
BDFs: no order barrier (like Dahlquist’s order barrier) and being a one-step method it allows easy change
of stepsize and commodation with discontinuities.A two-stage Radau IIA method (a third order, L-stable
IRK method) was studied more closely, based on re-using as much of Pstar’s current time integration
procedure (that, historically, was optimized for BDF-methods and Trapezoidal Rule time integration).
The L-stable Radau IIA methods with s-stages have order 2s − 1. These Radau methods have the next
time point tn as ﬁnal stage level. This is of importance when dealing with DAEs: when all the algebraic
equations are satisﬁed at all stage points, they are automatically satisﬁed in the step point in which case
one automatically generates consistent approximations to the solution [13].
The particular two-stage Radau IIA method for
y′ = f (t, y), f, y ∈ Rd, t0 t tend, y(t0)= y0 (3)
required one LU-factorization of dimension d per time step and two evaluations of the right-hand side
function f per iteration of the nonlinear solver. More precisely, the Radau IIA method is deﬁned by
R(Yn) ≡ Yn − [1 1] ⊗ yn−1 − h(A⊗ I )F (Yn)= 0,
Yn =
(
g
yn
)
, A=
[ 5
12 − 112
3
4
1
4
]
, (4)
where g, yn contain approximations at the time levels tn−1 + 13h and tn, respectively, and F T(Yn) =
[f T(tn−1 + 13h, gn) f T(tn, yn)]. Eq. (4) may be solved by a modiﬁed Newton method (which can be
proved to converge)
(I − B ⊗ hJ )(Y (j)n − Y (j−1)n )=−R(Y (j−1)n ), B =
[ 1
6
√
6 0
4− 43
√
6 16
√
6
]
, (5)
where J is the Jacobian matrix of f at some previous approximation.
For each transformation Q, A˜ = Q−1AQ has the same complex pair of eigenvalues as A. Writing
A˜ = L˜U˜ one considers BQ = QL˜Q−1 and one is interested in those matrices BQ that have only one
double real eigenvalue. The above matrix B can even be obtained by a lower-triangular matrix Q.
Note that B is lower-triangular and that only one matrix of size d × d has to be inverted.When dealing
withmore generalmatricesA of even size, the procedure above can be seen as a stepwhenA is transformed
to 2× 2 block-diagonal form, in which case further parallelism can help to improve performance.
However, no elegant implementation could be derived, that could easily deal with a datastructure that
was tailored to a particular BDF-implementation. Clearly, actual implementation requires a signiﬁcant
effort and to really appreciate the results of the sequential algorithm, benchmarking against other methods
(like MEBDF [7]) or Trap-BDF2 [19] will be needed.
7.3. Rosenbrock–Wanner methods
In [15] embedded Rosenbrock–Wanner methods were studied more closely. The methods, being IRK,
apply one Newton–Raphson iteration and accuracy control is based on controlling the time step. The
method derived is tailored to the circuit equations, where evaluation of Jacobians is relatively cheap when
compared to evaluation of the right-hand side. The order is “(2)3”. The method is stifﬂy accurate, L-stable
and shows moderate damping along a speciﬁed interval [−i, i]. Also one has damping for i when
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Fig. 5. Steps in the MEBDF.
→∞.As in the Radau case, implementation did not easily ﬁt an existing BDF-datastructure. However,
the properties are rather promising and it is worth to test themethod on a large class of industrial problems.
Of interest too is that thesemethods are basis in studying amulti-rate approach inwhich different stepsizes
are used on different locations of the circuit, depending on the activity of the solution [2,3].
7.4. MEBDF
In 1983, J. Cash proposed the MEBDF method, which combines better stability properties and higher
order of integration than BDF, but requires more computations per step [8,9]. One timestep with the
MEBDF method consists of three BDF steps and an evaluation step. This results in more work compared
to BDF, but the order of integration increases with one for most circuits. This implies that for integration
order 3 we normally apply the 3-step BDF method, while with the MEBDF method a 2-step method
sufﬁces. In [7] (see also [1]) MEBDF was studied when applied to circuit equations. In particular, the
focus was on the following quasi-linear DAE:
Ax′(t)+ g(x(t), t)= 0, (6)
where x(t) ∈ Rm, t ∈ R and A is a constant m×m matrix. The steps in MEBDF are indicated in Fig. 5.
For index 1 DAEs, the k-step MEBDF has integration order k + 1, while for index 2 DAEs, the order of
the k-step MEBDF reduces to k [1,7]. The k-step BDF method does not suffer from order reduction: in
either case the k-step BDF has order k [31].
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BDF generates consistent solutions, even if one starts with inconsistent initial values [7,31]. Because
BDF serves in predicting for the extrapolation point, MEBDF inherits this property from BDF. This is
in contrast to, for instance, solutions obtained by using the Trapezoidal Rule. This property is important
when visualizing results for problems with discontinuities. It is known that computing consistent initial
values from the DC operating point only requires solving an additional linear system [11]. Another way
of getting consistent initial values is integrating forward, till there is no inﬂuence of the (inconsistent)
initial values and then integrating backward.
The k-step MEBDF-methods are A-stable (see [16]) for k3, while for BDF this is restricted to the
case k2 [8]. Thus, these MEBDF-methods ‘break’Dahlquist’s Law [16]: we have higher order methods
with unconditional stability. When applied to index-1 DAEs, the 3-step MEBDF-method has order 4 and
is A-stable. When applied to index-2 DAEs, the order of integration reduces (modestly) to 3, but the
method’s stability property remains, which compares favourably to the 3-step BDF method. For k > 3,
the k-step MEBDF-methods become conditionally stable, but also here the stability conditions are better
than those for BDF.
As a consequence, theMEBDF-methods aremore suited for oscillatoryproblems than theBDF-methods
[7,9].
Concerning implementation, we note that the MEBDF methods use two BDF-approximations at two
subsequent time points to improve the result at the ﬁrst time point. The approach looks attractive because
implementation may re-use existing BDF-based datastructures efﬁciently. In the modiﬁed version, also
the number of needed LU-factorizations is reduced to only 1. Variants also allow parallelism [12].
Before real implementation, a profound benchmarking on a large set of problems arising from circuit
design is worth to be done [1]. Also the behaviour when applied to problems with delays needs to be
studied.
8. Outlook and conclusion
High-performance circuit simulation has to deal with a lot of challenges for which at this moment
several pragmatic ‘engineering’ approaches are used and where a sound mathematical background is
lacking. In fact simulation has to become orders faster and has to deal with circuits that are orders larger
than met before.
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These days, circuit simulation becomes really mixed-signal analysis in which a large digital dominated
circuitry is combined with a relatively small analog dominated one. In the digital part one can restrict
oneself to less accurate compact models of transistors, while in the analog part one will insist on using
accurate ones. The digital part is the area for model reduction, preferably done in the time domain.
Here table-modeling is frequently encountered. By this combined approach in modeling we can speak of
mixed-level simulation.
In this paper we emphasized to exploit the hierarchical circuit description. It is of interest to recognize
hierarchy even in ﬂat circuit descriptions. The hierarchical formulation gives rise to a natural form of
parallelism and also to successful application of bypassing those hierarchical branches that will behave
nearly identical to similar ones that have already been treated before. To different sub-circuits multi-rate
time integration schemes may be applied. In practice a balance between a hierarchical formulation and
some ﬂattened one has to be found (in the last one feed-back loops are treated correctly in a more natural
way).
Finally, in the analog part special techniques are needed for high-performance RF-simulation to deal
with multi-tone problems. Here, interesting progress is found in [20,26,24].We also refer to the overview
given in [14].
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